



FACULTY DEVELOPMENT PROGRAMME (FDP)
ON
ADVANCED CMOS VLSI

(3rd – 8th December, 2018)

Organized by

E & ICT Academy, National Institute of Technology, Warangal.
(Sponsored by Ministry of Electronics and Information Technology (MeitY), GOI)

Preamble:

"Electronics & ICT Academy" was set up at NIT Warangal with financial assistance from MeitY, GoI. The jurisdiction of this academy is Telangana, Andhra Pradesh, Karnataka, Goa, Puducherry and Andaman & Nicobar Islands. This academy role is to offer faculty development programmes in standardized courses and emerging areas of Electronics, Information Communication Technologies, training & consultancy services for Industry, Curriculum development for Industry, CEP for working professionals, Advice and support for technical incubation and entrepreneurial activities.

About the FDP:

As part of this initiative, a Faculty Development Programme (FDP) on Advanced CMOS VLSI is being conducted at National Institute of Technology Warangal, Warangal, Telangana to the Faculty members of Engineering and other allied degree colleges.

Major Course Contents:

Basics of VLSI Design
Scaling of MOSFET and challenges
Short Channel Effects
Alternative Solution of MOSFET
Device Modeling
Static and Dynamic Circuits
Low-Power VLSI circuits
FinFETs
Vertical Nanowires
Spintronics based Devices to Circuits
GNR Interconnects
Hands on using CADENCE and TCAD Tools
Research issues and suggestions

Faculty conducting this programme:

The programme will be conducted by the faculty members from NIT Warangal; Academicians in the concerned field from IITs/NITs/IIITs are invited to deliver lectures in the programme. Speakers from industries are also expected to deliver as part of the course.

Eligibility:

The programme is open to faculty of Engineering Colleges and other allied disciplines in India. Industry personnel working in the concerned /allied discipline can also attend.

Registration Fee Particulars:

Faculty and Research Scholars	Rs. 2500/-
Faculty of SC/ST Category	Rs. 1875/- (SC/ ST participants should submit the copy of their caste certificate to claim the concession along with application form)
Industry Participants	Rs. 7500/-

SC/ST concession is only for faculty of mentioned states. Research Scholars are not eligible for SC/ST concession.

The fee is to be paid either in the form of DDs or online transfer using the following details:

DD Details	Online Transfer Details
Demand Draft in favor of "Director, NIT Warangal" payable at any bank in Warangal	Account Name: Electronics & ICT Academy NITW Account No: 62423775910 IFSC: SBIN0020149

Venue: Seminar Hall & ECE Labs, NITW.

Accommodation:

Accommodation will be provided to the selected outside participants on prior request. No TA/DA will be paid for the participants. Working Lunch, Tea & Snacks would be provided during the Training in the campus.

How to apply:

A filled in form of application in the prescribed format duly signed and sponsored by appropriate authorities (along with demand draft) should reach the coordinator by speed-post. It is also mandatory to send scanned application form and demand draft through e-mail to narendarv@nitw.ac.in as selection will be intimated only through mail.

Selection Criteria:


Selection will be done based on first-come-first-serve basis to a maximum number of 50 (fifty). Additionally 10 participants from industry are allowed to participate. The list of selected participants will be intimated through e-mail. In case a candidate is not selected, the DD will be sent back. Candidates will be issued satisfactory certificates on successful completion of the course. Reservations are followed for selecting candidates as per GOI norms.

Important dates:

Last date (Application & DD)	23 rd November, 2018
Selection List by E- mail	24 th November, 2018
Duration	3 rd – 8 th December, 2018

About NIT Warangal:

National Institute of Technology, Warangal is the first among 17 RECs setup as joint venture of the Government of India and the state government. Over the years the college has established itself as a premier Institute imparting technical education of a very high standard leading to the B.Tech degrees in various branches of engineering, M.Tech. and Ph.D programs in various specializations. All B. Tech and M. Tech programmes of NIT Warangal are NBA accredited.


PRINCIPAL
G. Narayanamma Institute of
Technology & Science (for women)
(AUTONOMOUS)
Shaikpet, Hyderabad - 500 104



APPLICATION FORM
FACULTY DEVELOPMENT PROGRAMME (FDP)
ON
ADVANCED CMOS VLSI

(3rd – 8th December, 2018)

Organized by

E & ICT Academy, National Institute of Technology, Warangal.
 (Sponsored by Ministry of Electronics and Information Technology (MeitY), GOI)

1. Name :
2. Designation :
3. Institution :
4. Email :
5. Mobile No :
- 6.

SPONSORSHIP CERTIFICATE

Dr. /Mr. /Ms. is an employee of our Institute/Organization and is hereby sponsored to participate in the FDP on "Advanced CMOS VLSI", sponsored by Electronics & ICT Academy during 3rd – 8th December, 2018 at National Institute of Technology Warangal.

DD	Online Transfer
DD No:	Reference No:
Amount:	
Bank :	
Date:	

Signature of Head of Institution
(with seal)

Address for correspondence

Post your application form with DD to

Dr. Vadthiya Narendar,
Assistant Professor,
Department of ECE,
National Institute of Technology Warangal.
Warangal-506004

7. Address for Correspondence:

8. Educational Qualification:

9. Subjects taught so far:

E-mail the scanned copies of filled-in and duly signed application form along with DD to

narendarv@nitw.ac.in,
satishm@nitw.ac.in

10.No. of refresher courses/workshops attended:

11. Experience (in years):

Teaching:Research:Industry:

For more details about Electronics & ICT Academy, NIT, Warangal, please visit:
<https://nitw.ac.in/eict>

12. Accommodation required: YES /NO

13. Do you belong to SC/ST :YES /NO

(If yes, please specify and attach a copy of caste certificate to claim the concession)

For more enquiries please contact:

Mobile: 9795235922, 9760018986


Declaration

The information provided is true to the best of my knowledge. If selected, I agree to abide by the rules and regulations of the FDP and shall attend the course for the entire duration. I also undertake the responsibility to inform the Coordinator in case, I am unable to attend the course.


Signature of the Applicant

Coordinators

Dr. Vadthiya Narendar
 Department of ECE
 NATIONAL INSTITUTE OF TECHNOLOGY
 WARANGAL – 506 004 (Telangana State)


PRINCIPAL
 G. Narayanamma Institute of
 Technology & Science (for woman)
 (AUTONOMOUS)
 Shaikpet, Hyderabad - 500 104

Dr. Maheshwaram Satish
 Department of ECE,
 NATIONAL INSTITUTE OF TECHNOLOGY
 WARANGAL – 506 004 (Telangana State)



**ELECTRONICS & ICT ACADEMY
NATIONAL INSTITUTE OF TECHNOLOGY WARANGAL, (T.S.), INDIA
and
DEPARTMENT OF ECE, NIT WARANGAL**





Participation Certificate


This is to certify that Bode Adula Seekanth Reddy, Assistant Professor, Dept. of ECE
from GNITS, Hyderabad


has participated in MeitY, Govt. of India, Sponsored One Week Faculty Development Programme (FDP) on
"Advanced CMOS VLSI" Organized by the E & ICT Academy, National Institute of Technology, Warangal
at Department of ECE, NIT Warangal from 3rd December to 8th December, 2018.


The performance of the candidate is satisfactory


Dr. V. Narendra
Coordinator,
Dept. of ECE, NITW


Dr. M. Satish
Coordinator,
Dept. of ECE, NITW


Prof. N. Bheema Rao
HOD,
Dept. of ECE, NITW


Prof. D.V.L.N. Somayajulu
Chair,
E & ICT Academy, NIT, Warangal


Prof. N.V. Ramana Rao
Director,
NIT, Warangal


PRINCIPAL

G. Narayanamma Institute of
Technology & Science (for women,
(AUTONOMOUS)
Shaikpet, Hyderabad - 500 104

(On the eve of Diamond Jubilee Celebrations of NIT Warangal)
FACULTY DEVELOPMENT PROGRAMME (FDP) ON
METAMATERIAL ANTENNAS AND
OPTIMIZATION TECHNIQUES
 3rd – 8th December, 2018
 UNDER
 E & ICT ACADEMY, NATIONAL INSTITUTE OF TECHNOLOGY WARANGAL
 (SPONSORED BY MINISTRY OF ELECTRONICS AND INFORMATION TECHNOLOGY (M.EITY), GOI)
 Co-ordinator: **Dr. A. Prakasa Rao**
 Organized by: **Dr. S. Venkai**
 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
 NATIONAL INSTITUTE OF TECHNOLOGY WARANGAL

(On the eve of Diamond Jubilee Celebrations of NIT Warangal)
FACULTY DEVELOPMENT PROGRAMME (FDP) ON
ADVANCED CMOS VLSI
 3rd – 8th December, 2018
 UNDER
 E & ICT ACADEMY, NATIONAL INSTITUTE OF TECHNOLOGY WARANGAL
 (SPONSORED BY MINISTRY OF ELECTRONICS AND INFORMATION TECHNOLOGY (M.EITY), GOI)
 Co-ordinator: **Dr. V. Narendar**
 Organized by: **Dr. M. Sathish**
 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING
 NATIONAL INSTITUTE OF TECHNOLOGY WARANGAL
 VENKAT SWARNAL HALLS COMPLEX, ROSE HALL (GROUND FLOOR)



(Handwritten signature)

PRINCIPAL

**G. Narayanamma Institute of
 Technology & Science (for woman)
 (AUTONOMOUS)
 Shaikpet, Hyderabad - 500 104**



G.NARAYANAMMA INSTITUTE OF TECHNOLOGY & SCIENCE (For Women)
(AUTONOMOUS)
Shaikpet, Hyderabad – 500104

Department: Electronics and Communication Engineering
2020-21
REPORT

FDP on “Advanced CMOS VLSI”

Date of Program: 3 December 2018 to 8 December 2018

Resource Person: 1. Dr. Vadthiya Narendar, Asst. Professor, NIT Warangal
2. Dr. Maheshwaram Satish, Asst. Professor, NIT Warangal

About the Program:

The FDP on Advanced CMOS VLSI was sponsored by Electronics & ICT Academy at National Institute of Technology Warangal. The course covered the following major contents.

- Basics of VLSI Design
- Scaling of MOSFET and challenges
- Short Channel Effects
- Alternative Solution of MOSFET
- Device Modeling
- Static and Dynamic Circuits
- Low-Power VLSI circuits
- FinFETs
- Vertical Nanowires
- Spintronics based Devices to Circuits
- GNR Interconnects
- Hands on using CADENCE and TCAD Tools
- Research issues and suggestions

Throughout the FDP, interactive sessions, case studies, and practical exercises enhanced participants' understanding and encouraged active engagement with the subject matter. The collaborative learning environment fostered valuable discussions and networking opportunities among attendees.

The FDP on IPR conducted by G. Pulla Reddy Engineering College proved to be a pivotal platform, equipping participants with in-depth knowledge and practical insights into the multifaceted realm of Intellectual Property Rights.

Signature of the Faculty Member

PRINCIPAL
G. Narayanamma Institute of
Technology & Science (for women)
(AUTONOMOUS)
Shaikpet, Hyderabad - 500 104

PRINCIPAL
G. Narayanamma Institute of
Technology & Science (for woman)
(AUTONOMOUS)
Shaikpet, Hyderabad - 500-104