



mail.google.com/mail/u/0/?tab=rm&ogbl#search/system+on+chip/fMfcgwxKjBRGVQZmvDQzHxdtxRGLhpm

Gmail system on chip

Compose

- Inbox 2,803
- Starred
- Snoozed
- Important
- Sent
- Drafts 126
- Categories
- More

Labels +

- [Imap]Sent
- Personal 1
- Unwanted
- More

REGISTRATION for AICTE Sponsored FDP on "System on Chip Design - Basics to Development of Chips" (Last date for Registration : 29-10-2020)

Duration of FDP:
Phase-1 : Nov 01-12, 2020
Phase-2 : Nov 16-28, 2020
Phase-3 : Dec 07-19, 2020

Daily Schedule: 10:00AM - 12:00PM and 02:00PM - 04:00PM

Email address *

yshankar33@gmail.com

Full Name of the Participant (In capital letters, to be printed on the certificate later) *

V SHANKAR

Full Name of the Participant (In capital letters, to be printed on the certificate later) *

V SHANKAR

Highest Qualification *

- B.E./B.Tech
- M.E./M.Tech/M.S
- Ph.D
- Other: _____

Designation *

- Lecturer
- Assistant Professor
- Associate Professor
- Professor

Designation *

- Lecturer
- Assistant Professor
- Associate Professor
- Professor
- Other: _____

Name of the Institution/Organization (Write full name, to be printed **on** the certificate later) *

G NARAYANAMMA INSTITUTE OF TECHNOLOGY & SCIENCE(For Women)

AICTE ID of Institute (Link: https://www.aicte-india.org/downloads/Institute_List.pdf)



**Maturi Venkata Subba Rao (MVSR) Engineering College,
Nadergul, Hyderabad-501510**

Department of Electronics and Communication Engineering

Dear Sir/ Madam

Greetings from the Department of ECE, Maturi Venkata Subba Rao (MVSR) Engineering College!

Your name has been nominated to attend the two weeks FDP **System on Chip Design Basics to Development of Chips** which is sponsored by AICTE.

Duration: Two weeks

Dates: 1st to 12th November 2020

Details regarding the conduct of FDP will be shared in the following Whatsapp group.

<https://chat.whatsapp.com/ChoUm0rbtjGBvL8GFf13VB>

Kindly note the following:

1. Attendance will be monitored during all the sessions.
2. Login 15 minutes in advance, so that we can start the session right on time.
3. Keep your microphone and video muted always.
4. If you have any question, put in the chat box when the session is about to complete.
5. After the presentation of the speaker you can un-mute and ask questions to the speaker through the session coordinator.
6. Kindly cooperate in smooth conduction of all sessions and FDP.

Note: FDP will be conducted as per guidelines of AICTE.

For any queries please contact Mr. Mahendar Gajula, 9059364420.

Best wishes!

Dr. S.P. Venu Madhava Rao
Co-ordinator AICTE-FDP
Head
Department of ECE,
MVSR Engineering College.



MATURI VENKATA SUBBA RAO (MVSr) ENGINEERING COLLEGE

(Sponsored by Matrusri Education Society, Estd. 1980)

Affiliated to Osmania University & Approved by AICTE

Nadergul, Hyderabad - 501 510.



Department of Electronics and Communication Engineering

Certificate of Participation

This is to certify that

Mr. V. Shankar, Asst. Prof.,

of G. Narayanamma Institute of Technology & Science for Women

has participated in two week AICTE sponsored FDP on

System on Chip Design - Basics to Development of Chips

from 1st - 12th November, 2020.

S.P. Venu Madhava Rao

Dr. S.P. Venu Madhava Rao
Co-ordinator

G. Kanaka Durga

Dr. G. Kanaka Durga
Principal

